Abstract-The asymmetrical modulation strategy is widely used in various types of three-level (TL) dc/dc converters, while the current imbalance among the power switches is one of the important issues. In this paper, a novel periodically swapping modulation (PSM) strategy is proposed for balancing the power switches' currents in various types of TL dc/dc converters. In the proposed PSM strategy, the driving signals of the switch pairs are swapped periodically, which guarantees that the currents through the power switches are kept balanced in every two switching periods. Therefore, the proposed PSM strategy can effectively improve the reliability of the converter by balancing the power losses and thermal stresses among the power switches. The operation principle and performances of the proposed PSM strategy are analyzed in detail. Finally, the simulation and experimental results are presented to verify the proposed modulation strategy.
secondary side to reduce the circulating current [8] . A new TL dc/dc converter composed of one TL leg and one two-level leg was proposed in [9] for the high-power applications. Lin and Liu [10] proposed a zero-voltage switching (ZVS) dc/dc converter with two TL circuits sharing the same power switches, which can reduce the current stresses on the transformer windings and output rectifiers. In [11] , a zero-voltage and zero-current switching TL dc/dc converter combining a TL converter and a full-bridge converter was proposed to reduce the output filter inductance. In addition, a hybrid TL dc/dc converter composed of a full-bridge TL converter and a half-bridge TL converter was proposed to extend the ZVS range in [12] . In order to achieve soft switching for the converter's efficiency improvement, the phase-shift control strategy is utilized in the above various types of TL dc/dc converters [6] [7] [8] [9] [10] [11] [12] .
The asymmetrical modulation strategy is another modulation strategy, which is also widely used in various types of TL dc/dc converters [13] [14] [15] [16] . In [13] , a TL dc/dc converter based on the flying capacitor was proposed, which features with the simple and compact circuit structure. A new TL dc/dc converter with two transformers was proposed in [14] to reduce the current stresses on the transformer windings. Deschamps and Barbi [15] proposed a dual half-bridge cascaded TL dc/dc converter, which is composed of two half-bridge cells and two transformers. In addition, a novel four-switch TL dc/dc converter was proposed in [16] , which only adds one dc-blocking capacitor but removes two clamped diodes in comparison with the conventional TL dc/dc converter [6] . The asymmetrical modulation strategy realizes the soft switching for the above-mentioned various types of TL dc/dc converters [13] [14] [15] [16] . However, there is one important issue about the conventional asymmetrical modulation strategy that the currents through the primary power switches are imbalanced.
Many studies have been carried recently on the TL dc/dc converters, which mainly focus on the topics of extending the soft switching range [17] , [18] , reducing the circulating currents [19] , and balancing the voltages on the input capacitors [20] , [21] . However, until now, there are few studies discussing about such current imbalance of the primary power switches in the TL dc/dc converters under the conventional asymmetrical modulation strategy, which would affect the reliability of the converter by causing the power loss imbalance and thermal stress imbalance among the power switches [22] , [23] . In this paper, a novel periodically swapping modulation (PSM) strategy is proposed, which can be used for various types of TL dc/dc converters to balance the currents flowing through the power switches. In the proposed modulation strategy, the driving signals of the switch pairs are swapped periodically, which would keep the power switches' currents balanced in every two switching periods. Consequently, the proposed modulation strategy can balance the power losses and thermal stresses among the power switches in the TL dc/dc converter, which can thus improve the reliability of the TL dc/dc converter. In this paper, the four-switch TL dc/dc converter [16] as shown in Fig. 1(a) is selected as a sample to analyze the operation principle and performances of the proposed PSM strategy. The analysis of other types of TL dc/dc converters [13] [14] [15] [16] under the proposed modulation strategy is similar to that of the four-switch TL dc/dc converter. This paper is organized as follows. Section II analyzes the power switches' current imbalance issue under the conventional modulation strategy. Section III introduces the operation principle of the proposed PSM strategy. Section IV analyzes the characteristics and performances of the four-switch TL dc/dc converter under the proposed modulation strategy in detail. Section V presents the simulation and experimental results to verify the effectiveness and feasibility of the proposed modulation strategy. Finally, Section VI summarizes the main contributions.
II. CURRENT IMBALANCE ANALYSIS UNDER CONVENTIONAL
ASYMMETRICAL MODULATION STRATEGY Fig. 1(a) and (b) shows the circuit structure of the four-switch TL dc/dc converter and conventional asymmetrical modulation strategy, respectively, with the main operation waveforms. In Fig. 1(a) , two input capacitors C 1 and C 2 are used to split the input voltage V in into two voltages V 1 and V 2 , S 1 − S 4 and D 1 − D 4 are primary power switches and diodes, T r is the high-frequency transformer, L r is the leakage inductance of T r , C s1 − C s4 are the parasitic capacitors of S 1 − S 4 , and C b is the dc-blocking capacitor in the primary side. In the secondary side, there are four rectifier diodes D r 1 − D r 4 , one output filter inductor L o , and one output filter capacitor C o . In Fig. 1(a) , i p is the primary current of the transformer T r , i 1 , i 2 , i 3 , and i 4 are the currents through the primary power devices (S 1 , D 1 ), (S 2 , D 2 ), (S 3 , D 3 ), and (S 4 , D 4 ), i in is the input current, i c1 and i c2 are the currents flowing through the two input capacitors C 1 and C 2 , i Lo is the current through L o , V cb is the voltage on the dc-blocking capacitor C b , i o and V o are the output current and output voltage, V ab is the voltage between point a and b, and n is the turns ratio of the transformer T r . In Fig. 1(b Fig. 1(b) , it can be seen that the currents (i 1 , i 3 ) and (i 2 , i 4 ) are different because d 2 is larger than d 1 , which would result in the power loss imbalance and thermal stress imbalance among the primary power switches.
In order to simplify the analysis about the currents through the four power switches in the four-switch TL dc/dc converter, following assumptions are made.
1) The inductance of the output filter inductor L o is large enough to be considered as a current source. 2) The power switches S 1 − S 4 and diodes D 1 − D 4 are ideal.
3) The two input capacitors and dc-blocking capacitor are large enough to be regarded as the constant voltage sources with the value of V in /2.
From Fig. 1(b) , it can be seen that the current pairs (i 1 , i 3 ) and (i 2 , i 4 ) are the same, respectively, in every switching period. Therefore, only the expressions of the currents i 1 and i 2 in one switching period are given as
According to (1) and (2), the root mean square (rms) values of the currents i 1 , i 2 , i 3 , and i 4 under the conventional asymmetrical modulation strategy namely i 1 rms c , i 2 rms c , i 3 rms c , and i 4 rms c can be calculated by
From (3) and (4), it can be observed that the rms values of (i 1 , i 3 ) and (i 2 , i 4 ) are different because d 1 and d 2 are normally different in the asymmetrical modulation strategy [24] [25] [26] . This current imbalance would result in the power loss imbalance and thermal stress imbalance among the primary power switches, which would thus affect the converter's reliability.
III. PROPOSED PSM STRATEGY
The PSM strategy is proposed for various types of TL dc/dc converters, where the driving signals of the switch pairs are swapped periodically in order to balance the power switches' currents. Fig. 2 shows the proposed PSM for the four-switch TL dc/dc converter configuration, where the main operation waveforms are presented.
The proposed PSM strategy operates by swapping the driving signals of the switching pairs (S 1 , S 4 ) and (S 2 , S 3 ), respectively, in every switching period to make the currents flowing through the four power switches balanced in every two switching periods as shown in Fig. 2 , which means that 1) in the first switching period, the duty ratios of d rv1 and d rv3 are both 0.5 if neglecting the dead time, the duty ratios of d rv2 and d rv4 are both d 1 and 2) in the second switching period, the duty ratios of d rv2 and d rv4 are both 0.5 if neglecting the dead time, the duty ratios of d rv1 and d rv3 are both d 1 . In the real applications, the output voltage V o is controlled by adjusting the duty ratio d 1 . In the first switching period, the calculated d 1 is set for the driving signals of the power switches S 2 and S 4 and duty ratio 0.5 minus the dead time is set for the driving signals of the power switches 
S 1 and S 3 in the first switching period; contrarily, the calculated d 1 is set for the driving signals of the power switches S 1 and S 3 and duty ratio 0.5 minus the dead time is set for the driving signals of the power switches S 2 and S 4 in the second switching period. The duty ratio d 1 calculated by the control loop would be changed in every two switching periods to adjust the output voltage V o in the steady operations. Fig. 3 shows the equivalent circuits to explain the operation principle of the proposed PSM strategy presented in Fig. 2 . Stage 8 [t 9 − t 10 ]: At t 9 , the switch S 1 is turned OFF. Then, the capacitor C s1 starts to charge, and the capacitor C s2 begins to discharge. This stage would finish until that the voltage on C s1 increases to V in /2 and the voltage on C s2 decreases to 0 V. The primary current i p starts to decrease, and there is no enough primary power to provide the output power, so the four output rectifier diodes D r 1 − D r 4 conduct simultaneously.
Stage 9 [t 10 − t 12 ]: At t 10 , the voltage on C s2 decreases to 0 V, then the diode D 2 begins to conduct. Therefore, the switches S 2 and S 3 are turned ON at zero voltage at t 11 . The primary current i p flows through L r , T r , C b , D 3 , and D 2 , as shown in Fig. 3(i Fig. 3(m) .
At t 16 , the switch S 3 is turned OFF, then the second switching period [t 16 − t 30 ] starts. The following work operations are similar to the fist switching period, which is not repeated here.
IV. CHARACTERISTIC ANALYSIS OF PROPOSED MODULATION STRATEGY
In the proposed PSM strategy shown in Fig. 2 , the driving signals of the power switches in the first switching period and driving signals of the power switches in the second switching period can be regarded as two separate modulation modes named mode I and mode II. These two modes can be used independently to control the converter, both of which have the same characteristics and performances including duty cycle loss, output voltage characteristic, primary voltage, and primary current as that under the conventional modulation strategy. The main difference between these two modes is the power switches' currents i 1 − i 4 , so the PSM strategy is proposed to balance the currents i 1 − i 4 by swapping these two modes.
A. Duty Cycle Loss
In Fig. 2 27 ] are the time periods of the duty cycle losses in the two switching periods, which can be calculated by
According to (5), the duty cycle loss d loss in one switching period, as shown in Fig. 2 , can be obtained by
B. Output Characteristic
Considering the duty cycle loss, the average output voltage V o can be calculated by
According to (7), the duty ratio d 1 can be given by
C. Currents Through Primary Power Switches
From Fig. 2 , it can be seen that the currents i 1 , i 2 , i 3 , and i 4 are the same in every two switching periods. Therefore, only the expression of the current i 1 in two switching periods is given as (9) . According to (9) , the rms values of the currents i 1 , i 2 , i 3 , and i 4 under the proposed PSM strategy namely i 1 rms p , i 2 rms p , i 3 rms p , and i 4 rms p can be calculated by (10) .
Normally, there are mainly two types of widely used power switches in the industrial applications, which are MOSFET and IGBT for the low-power and high-power applications, respectively. The theoretical waveforms of the currents i 1 , i 2 , i 3 , and i 4 under the conventional and proposed modulation strategy shown in Figs. 1(b) and 2 would be the same whether MOS-FET or IGBT is used. However, there is one major difference between MOSFET and IGBT that: when the current flows from source to drain and there is a driving voltage, the current would flow through the MOSFET itself instead of the body diode, which have been widely applied in the synchronous rectification; but IGBT do not have this characteristic. Take Fig. 1(b) as an instance, during the time period 
D. Currents and Voltages on Two Input Capacitors
In order to simplify the following analysis, one assumption is made that the input current i in is constant due to the effect from the output inductance of the input power supplier and inductance of the input line. According to Fig. 2 , if neglecting the duty cycle loss, the rms values of the currents through the two input capacitors under the proposed modulation strategy namely i c1 rms p and i c2 rms p can be obtained by
According to Fig. 1(b) , the rms values of the currents through the two input capacitors under the conventional modulation strategy namely i c1 rms c and i c2 rms c can be obtained by (12) and (13) if neglecting the duty cycle loss.
From (11)- (13), it can observed that the currents on the two input capacitor are different because d 1 and d 2 are different under the conventional asymmetrical modulation strategy, but the currents on the two input capacitors would be balanced under the proposed PSM strategy.
If the driving signals of the primary power switches in second switching period (modulation mode II) shown in Fig. 2 is used independently to control the converter, the currents on the power devices (i 1 − i 4 ) and two input capacitors (i c1 , i c2 ), and the ripple voltages on the two input capacitors (V 1 , V 2 ) would be the same as that under the conventional asymmetrical modulation strategy. Therefore, the maximum voltage ripples on the two input capacitor (V 1 , V 2 ) in the steady operations are the same under the conventional and proposed modulation strategy because the proposed PSM strategy operates by swapping the modulation mode I (first switching period) and II (second switching period).
E. ZVS Achievement Conditions
Before discussing the conditions of the ZVS achievement, one assumption is made that the four power switches S 1 − S 4 have the same parasitic capacitors namely C s .
In the first switching period, in order to ensure S 3 or S 4 realizing zero-voltage switch-on, the energy E 1 is needed to fully discharge the parasitic capacitor of the incoming switch and charge the parasitic capacitor of the outgoing switch, whose expression can be given by (15) . The energy to achieve zerovoltage switch-on for S 3 and S 4 is provided by both the output filter inductance and leakage inductance of the transformer. Normally, the output filter inductance is large enough to realize the zero-voltage switch-on for S 3 and S 4 even at light load.
(15) The energy E 2 from the leakage inductance of the transformer is used to achieve zero-voltage switch-on of switches S 1 and S 2 . In order to achieve the zero-voltage switch-on of S 1 or S 2 , the energy E 2 should satisfy the requirement (16) to fully discharge the parasitic capacitor of the incoming switch and charge the parasitic capacitor of the outgoing switch. The switches S 1 and S 2 are more difficult to achieve zero-voltage switch-on than the switches S 3 and S 4 since the leakage inductance L r is quite smaller than the reflected output filter inductance.
In the second switching period, the energy from both the output filter inductance and leakage inductance of the transformer is provided for the switches S 1 and S 2 to realize the zero-voltage switch-on, and the energy from the leakage inductance of the transformer is provided for the switches S 3 and S 4 to achieve the zero-voltage switch-on, which is just contrary to that in the first switching period. The requirements to achieve ZVS in the second switching period is similar to that in the first switching period, which is not repeated here.
F. Duty Cycle Limitation and Dead Time Design
In the proposed PSM strategy, the duty ratio d 1 shown in Fig. 2 should be smaller than 0.5 minus dead time to avoid the short connection of C 1 and C 2 via conducting the switch pairs (S 1 , S 2 ) and (S 3 , S 4 ) simultaneously. In addition, the dead time T dead of the switch pairs (S 1 , S 2 ) and (S 3 , S 4 ) must be also set in the real applications to avoid the short connection of C 1 and C 2 via conducting the switch pairs (S 1 , S 2 ) and (S 3 , S 4 ) simultaneously, whose value can be calculated by (17) if neglecting the parasitic capacitor of the transformer [27] .
in which C o(tr ) is the effective output capacitance of the switch.
V. SIMULATION AND EXPERIMENTAL VERIFICATION

A. Simulation Verification
A simulation model is built in PLECS to verify the proposed PSM strategy, whose circuit parameters are listed in Table I . In the simulation, the input voltage V in is 4 kV, the output voltage V o is 400 V, and the output current i o is 100 A. Fig. 4 shows the simulation results under the conventional and proposed modulation strategy, respectively. The rms value of the currents i 1 and i 3 is 25.7 A, and the rms value of the currents i 2 and i 4 is 49.3 A under the conventional modulation strategy, as shown in Fig. 4(a) . However, the rms values of i 1 , i 2 , i 3 , and i 4 are all 39.3 A under the proposed modulation strategy, as shown in Fig. 4(b) .
B. Experimental Verification
In order to verify the proposed PSM strategy, a 1-kW experimental prototype is established, which is controlled by dSPACE and whose circuit parameters are listed in Table II . Fig. 5 shows the hardware of the established experimental prototype. In the following experimental tests, a single proportional-integral (PI) control loop is used to control the output voltage V o by adjusting the duty ratio d 1 shown in Fig. 2 . Fig. 6 presents the control block, in which V ref is the reference value of the output voltage V o . Fig. 7 shows the experimental results including V ab , V o , i o , and i p when the output power P o is 1 kW, the input voltage V in is 550 V, and the output voltage V o is 50 V. From Fig. 7 , it can be observed that primary voltage V ab and primary current i p are almost the same under the conventional and proposed modulation strategy. Based on the experimental results shown in Fig. 10 , it can be concluded that the current imbalance among the power switches caused by the conventional asymmetrical modulation strategy can be eliminated by utilizing the proposed modulation strategy.
Figs. 11 and 12 show the ZVS achievement conditions under the proposed modulation strategy. Fig. 11 shows the primary current i p , driving signal V gs S 1 , and drain-source voltage V ds S 1 of the power switch S 1 under 500 W and 1 kW, which illustrates that S 1 realizes ZVS and its voltage stress is about half of the input voltage. In Fig. 11 , the energy from the leakage inductance of the transformer is provided for S 1 to achieve the zero-voltage switch-on at Area 1, the energy from both the output filter inductance and leakage inductance of the transformer is provided for S 1 to realize the zero-voltage switch-on at Area 2. Fig. 12 shows the primary current i p , driving signal V gs S 3 , and drain-source voltage V ds S 3 of the power switch S 3 under 500 W and 1 kW, which demonstrates that S 3 realizes ZVS and its voltage stress is about half of the input voltage. In Fig. 12 , the energy from both the output filter inductance and leakage inductance of the transformer is provided for S 3 to achieve the zero-voltage switch-on at Area 1, the energy from the leakage inductance of the transformer is provided for S 3 to realize the zero-voltage switch-on at Area 2.
Figs. 13 and 14 show the dynamic performances, in which the output power changes from 1 kW to 500 W, and finally gets back to 1 kW when the input voltage V in is 550 V and output voltage V o is 50 V. From Fig. 13 , it can be seen that the voltages on the two input capacitors V 1 , V 2 and the voltage on the dc-blocking capacitor V cb are all constant under the proposed PSM strategy when the load changes. From Fig 14, it can be observed that the dynamic responses of V o (only including ac component) are almost the same with the load changes under the conventional and proposed modulation strategy when using the same PI control loop. 2) The temperature on the (S 1 , D 1 ), (S 2 , D 2 ), (S 3 , D 3 ), and (S 4 , D 4 ) are almost the same under the proposed PSM strategy.
3) The maximum temperature on the primary power switches is 34.5°C under the conventional modulation strategy, but the maximum temperature on the primary power switches can be reduced to 29.3°C by utilizing the proposed PSM strategy.
In addition, with the output power increasing, the thermal stress imbalance among the primary power devices under the conventional modulation strategy would be more severe.
The experimentally measured efficiency curves with various input voltages (450, 500, and 550 V) are shown in Fig. 16 when the output voltage V o is 50 V. The peak efficiency under the proposed modulation strategy is over 95%. From Fig. 16 , it can be observed that the efficiencies under the proposed modulation strategy are slightly lower than that under the conventional modulation strategy, whose reason is that a MOSFET is used for the primary power switches in the established experimental prototype. When using MOSFET, the primary current i p flows through the body diodes of the power switches instead of the power switches during the free-wheeling time periods under the proposed modulation strategy, which would increase the conduction losses in comparison with the conventional modulation strategy.
According to the circuit parameters of the established experimental prototype and calculation equations (see Table IV) in the Appendix, the calculated conduction power losses of the primary power switches are shown in Fig. 17 . In Fig. 17 , the total conduction power loss of the primary switches under the proposed PSM strategy is 8.44 W, which is slightly higher than that under the conventional modulation strategy (7.67 W) because a MOSFET is used for the primary power switches in the established experimental prototype. If IGBT is used for the power switches when applied in the high-voltage and high-power applications, the total conduction power losses of the primary power switches and the efficiencies of the converter under the conventional and proposed modulation strategy would be almost the same.
VI. CONCLUSION
In this paper, a novel PSM strategy was proposed for various types of TL dc/dc converters to balance the power switches' currents. The current imbalance issue of the power switches under the conventional asymmetrical modulation strategy was analyzed in detail. After utilizing the proposed modulation strategy, the currents flowing through the power switches can be effectively kept balanced by swapping the driving signals of the switch pairs periodically. Therefore, the proposed modulation strategy can improve the converter's reliability in the aspects of balancing the power losses and thermal stresses among the power switches. Finally, the simulation and experimental results verified the effectiveness and feasibility of the proposed modulation strategy. an IGBT and a MOSFET, respectively, if neglecting the effect of the parasitic capacitors and dead time.
